Statistical Analysis and Optimization for VLSI: Timing and Power

Srivastava, Ashish.

Statistical Analysis and Optimization for VLSI: Timing and Power [electronic resource] / by Ashish Srivastava, Dennis Sylvester, David Blaauw. - X, 280 p. 105 illus. online resource. - Series on Integrated Circuits and Systems . - Series on Integrated Circuits and Systems .

Statistical Models and Techniques -- Statistical Timing Analysis -- Statistical Power Analysis -- Yield Analysis -- Statistical Optimization Techniques.

Statistical Analysis and Optimization for VLSI: Timing and Power is the first book summarizing the state-of-the-art in the newly emerging field of statistical computer-aided design (CAD) tools. The very latest research in statistical timing and power analysis techniques is included, along with efforts to incorporate parametric yield as the key objective function during the design process. The emphasis is on algorithms, modeling approaches for process variability, and statistical techniques that are the cornerstone of the probabilistic CAD movement. Statistical Analysis and Optimization for VLSI: Timing and Power will allow new researchers in this area to come up to speed quickly, as well as provide a handy reference for those already working in CAD tool development.

9780387265285

10.1007/b137645 doi


Engineering.
Electronics.
Systems engineering.
Engineering.
Circuits and Systems.
Electronics and Microelectronics, Instrumentation.

TK7888.4

621.3815

Maintained by VTU Library