Amazon cover image
Image from Amazon.com

Reliability, Availability and Serviceability of Networks-on-Chip [electronic resource] / by Érika Cota, Alexandre Morais Amory, Marcelo Soares Lubaszewski.

By: Contributor(s): Material type: TextTextPublisher: Boston, MA : Springer US, 2012Description: XIII, 209 p. online resourceContent type:
  • text
Media type:
  • computer
Carrier type:
  • online resource
ISBN:
  • 9781461407911
Subject(s): Additional physical formats: Printed edition:: No titleDDC classification:
  • 621.3815 23
LOC classification:
  • TK7888.4
Online resources:
Contents:
Introduction -- NoC Basics -- Systems-on-Chip Testing -- NoC Reuse for SoC Modular Testing -- Advanced Approaches for NoC Reuse -- Test and Diagnosis of Routers -- Test and Diagnosis of Communication Channels -- Error Control Coding and Retransmission -- Error Location and Reconfiguration -- Concluding Remarks.
In: Springer eBooksSummary: This book presents an overview of the issues related to the test, diagnosis and fault-tolerance of Network on Chip-based systems.  It is the first book dedicated to the quality aspects of NoC-based systems and will serve as an invaluable reference to the problems, challenges, solutions, and trade-offs related to designing and implementing state-of-the-art, on-chip communication architectures.   This book first presents the characteristics of the NoC design (topologies, structures, routers, wrappers, and protocols), as well as a summary of the terms used in the field and an overview of the existing industrial and academic NoCs. Secondly, the main aspects of the test of a NoC-based system are discussed, starting with the test of the embedded cores where the NoC plays an important role. Current test strategies are presented, such as the reuse of the network for core testing, test scheduling for the NoC reuse, test access methods and interface, efficient reuse of the network, and power-aware and thermal aware NoC-based SoC testing. Then, the challenges and solutions for the NoC infrastructure (interconnects, routers, and network interface) test and diagnosis are presented. Finally, fault tolerance techniques for the NoC are discussed, including techniques based on error control coding, retransmission, fault location, and system reconfiguration. Provides state-of-the-art research on the challenges to test, diagnose and tolerate faults in NoC-based systems; Includes numerous, current test strategies, including re-use of the network for core testing, test scheduling for the NoC reuse, test access methods and interface, efficient re-use of the network, and power-aware and thermal-aware NoC-based SoC testing;  Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.          
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
E-Book E-Book Central Library Available E-39689

Introduction -- NoC Basics -- Systems-on-Chip Testing -- NoC Reuse for SoC Modular Testing -- Advanced Approaches for NoC Reuse -- Test and Diagnosis of Routers -- Test and Diagnosis of Communication Channels -- Error Control Coding and Retransmission -- Error Location and Reconfiguration -- Concluding Remarks.

This book presents an overview of the issues related to the test, diagnosis and fault-tolerance of Network on Chip-based systems.  It is the first book dedicated to the quality aspects of NoC-based systems and will serve as an invaluable reference to the problems, challenges, solutions, and trade-offs related to designing and implementing state-of-the-art, on-chip communication architectures.   This book first presents the characteristics of the NoC design (topologies, structures, routers, wrappers, and protocols), as well as a summary of the terms used in the field and an overview of the existing industrial and academic NoCs. Secondly, the main aspects of the test of a NoC-based system are discussed, starting with the test of the embedded cores where the NoC plays an important role. Current test strategies are presented, such as the reuse of the network for core testing, test scheduling for the NoC reuse, test access methods and interface, efficient reuse of the network, and power-aware and thermal aware NoC-based SoC testing. Then, the challenges and solutions for the NoC infrastructure (interconnects, routers, and network interface) test and diagnosis are presented. Finally, fault tolerance techniques for the NoC are discussed, including techniques based on error control coding, retransmission, fault location, and system reconfiguration. Provides state-of-the-art research on the challenges to test, diagnose and tolerate faults in NoC-based systems; Includes numerous, current test strategies, including re-use of the network for core testing, test scheduling for the NoC reuse, test access methods and interface, efficient re-use of the network, and power-aware and thermal-aware NoC-based SoC testing;  Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.          

There are no comments on this title.

to post a comment.

Maintained by VTU Library