Amazon cover image
Image from Amazon.com

Smart Multicore Embedded Systems [electronic resource] / edited by Massimo Torquati, Koen Bertels, Sven Karlsson, François Pacull.

By: Contributor(s): Material type: TextTextPublisher: New York, NY : Springer New York : Imprint: Springer, 2014Description: XXVI, 175 p. 77 illus., 54 illus. in color. online resourceContent type:
  • text
Media type:
  • computer
Carrier type:
  • online resource
ISBN:
  • 9781461488002
Subject(s): Additional physical formats: Printed edition:: No titleDDC classification:
  • 621.3815 23
LOC classification:
  • TK7888.4
Online resources:
Contents:
Introduction -- Part I Parallel Programming Models and Methodologies -- Parallel Programming Models -- Compilation Tool Chains and Intermediate Representations -- Part II HW/SW Architectures Concepts -- The STHORM Platform -- The Architecture and the Technology Characterization of an FPGA-based Customizable Application-Specific Vector Co-Processor (ASVP) -- Part III Run-time and Faults Management -- Fault Tolerance -- Introduction to Dynamic Code Generation -- an Experiment with Matrix Multiplication for STHORM Platform -- Part IV Case Studies -- Signal Processing: Radar -- Image Processing: Object Recognition -- Video Processing: Foreground Recognition in the ASVP platform.
In: Springer eBooksSummary: This book provides a single-source reference to the state-of-the-art of high-level programming models and compilation tool-chains for embedded system platforms. The authors address challenges faced by programmers developing software to implement parallel applications in embedded systems, where very often they are forced to rewrite sequential programs into parallel software, taking into account all the low level features and peculiarities of the underlying platforms. Readers will benefit from these authors’ approach, which takes into account both the application requirements and the platform specificities of various embedded systems from different industries. Parallel programming tool-chains are described that take as input parameters both the application and the platform model, then determine relevant transformations and mapping decisions on the concrete platform, minimizing user intervention and hiding the difficulties related to the correct and efficient use of memory hierarchy and low level code generation.
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
E-Book E-Book Central Library Available E-40172

Introduction -- Part I Parallel Programming Models and Methodologies -- Parallel Programming Models -- Compilation Tool Chains and Intermediate Representations -- Part II HW/SW Architectures Concepts -- The STHORM Platform -- The Architecture and the Technology Characterization of an FPGA-based Customizable Application-Specific Vector Co-Processor (ASVP) -- Part III Run-time and Faults Management -- Fault Tolerance -- Introduction to Dynamic Code Generation -- an Experiment with Matrix Multiplication for STHORM Platform -- Part IV Case Studies -- Signal Processing: Radar -- Image Processing: Object Recognition -- Video Processing: Foreground Recognition in the ASVP platform.

This book provides a single-source reference to the state-of-the-art of high-level programming models and compilation tool-chains for embedded system platforms. The authors address challenges faced by programmers developing software to implement parallel applications in embedded systems, where very often they are forced to rewrite sequential programs into parallel software, taking into account all the low level features and peculiarities of the underlying platforms. Readers will benefit from these authors’ approach, which takes into account both the application requirements and the platform specificities of various embedded systems from different industries. Parallel programming tool-chains are described that take as input parameters both the application and the platform model, then determine relevant transformations and mapping decisions on the concrete platform, minimizing user intervention and hiding the difficulties related to the correct and efficient use of memory hierarchy and low level code generation.

There are no comments on this title.

to post a comment.

Maintained by VTU Library