000 | 02913nam a22004335i 4500 | ||
---|---|---|---|
001 | 978-3-540-75394-0 | ||
003 | DE-He213 | ||
005 | 20170628034804.0 | ||
007 | cr nn 008mamaa | ||
008 | 100301s2008 gw | s |||| 0|eng d | ||
020 |
_a9783540753940 _9978-3-540-75394-0 |
||
024 | 7 |
_a10.1007/978-3-540-75394-0 _2doi |
|
100 | 1 |
_aSridharan, K. _eauthor. |
|
245 | 1 | 0 |
_aRobotic Exploration and Landmark Determination _h[electronic resource] : _bHardware-Efficient Algorithms and FPGA Implementations / _cby K. Sridharan, Panakala Rajesh Kumar. |
264 | 1 |
_aBerlin, Heidelberg : _bSpringer Berlin Heidelberg, _c2008. |
|
300 |
_aXIII, 139 p. _bonline resource. |
||
336 |
_atext _btxt _2rdacontent |
||
337 |
_acomputer _bc _2rdamedia |
||
338 |
_aonline resource _bcr _2rdacarrier |
||
347 |
_atext file _bPDF _2rda |
||
490 | 1 |
_aStudies in Computational Intelligence, _x1860-949X ; _v81 |
|
505 | 0 | _aLiterature Survey -- Design and Development of an FPGA-based Robot -- Hardware-Efficient Robotic Exploration -- Hardware-Efficient Landmark Determination -- The Road Ahead. | |
520 | _aMuch of the research effort in mobile robots in the recent past has been on sensing and design of time-efficient algorithms for tasks such as localization, mapping and navigation. Mobile robots typically employ an embedded computer for high level computations. As applications of robots expand, there is a need to investigate architecturally efficient choices for this embedded computing platform. In particular, it is valuable to process data to obtain time, space and energy-efficient solutions for various robotic tasks. This book presents hardware-efficient algorithms and FPGA implementations for two robotic tasks, namely exploration and landmark determination. The work identifies scenarios for mobile robotics where parallel processing and selective shutdown offered by FPGAs are invaluable. The book proceeds to systematically develop memory-driven VLSI architectures for both the tasks. The architectures are ported to a low-cost FPGA with a fairly small number of system gates. A robot fabricated with this FPGA on-board serves to validate the efficacy of the approach. Numerous experiments with the robot are reported. | ||
650 | 0 | _aEngineering. | |
650 | 0 | _aArtificial intelligence. | |
650 | 0 | _aEngineering mathematics. | |
650 | 1 | 4 | _aEngineering. |
650 | 2 | 4 | _aAutomation and Robotics. |
650 | 2 | 4 | _aAppl.Mathematics/Computational Methods of Engineering. |
650 | 2 | 4 | _aArtificial Intelligence (incl. Robotics). |
700 | 1 |
_aKumar, Panakala Rajesh. _eauthor. |
|
710 | 2 | _aSpringerLink (Online service) | |
773 | 0 | _tSpringer eBooks | |
776 | 0 | 8 |
_iPrinted edition: _z9783540753933 |
830 | 0 |
_aStudies in Computational Intelligence, _x1860-949X ; _v81 |
|
856 | 4 | 0 | _uhttp://dx.doi.org/10.1007/978-3-540-75394-0 |
912 | _aZDB-2-ENG | ||
999 |
_c21515 _d21515 |